Abstract. Hardware implementation and simulation method of channel simulator of Ka-band communication satellite systems are investigated in this paper, Based on FPGA+DSP hardware, the developed simulator can exactly simulate various satellite channel impairments including phase noise, time delay, Doppler, Ricean and Rayleigh fading, rain fading, additive white noise, modulated interference signals, spurious performance, amplitude-frequency response, and group delay. Up until now, this new simulator is the most comprehensive channel simulator. Furthermore, the designs of the key simulation modules including group delay and phase noise are presented in this paper, and their simulation accuracy are also discussed. Finally, Measurement results show that the proposed simulator has achieved good performance.
Introduction
A new broad band intermediate frequency (IF) channel simulator is developed in this paper, and it can test channel matching between user terminal and the satellite through real-time simulation of various satellite channel impairments including phase noise, time delay, Doppler, Ricean fading, Rayleigh fading, rain fading, additive white noise, modulated interference signals, spurious performance, amplitude-frequency response, and group delay. Up until now, Aeroflex's CS80000 series products are the most complete channel simulators which can simulate many channel features except for group delay [1] . The new developed broadband channel simulator can provide link emulation solutions with the most extensive collection of channel impairments. It can provide signal bandwidth up to 450MHz, time delay up to 2 seconds, group delay up to 150ns, amplitude-frequency response up to 5dB, phase noise up to -120.3dBc/Hz, spurious range up to 42dBc, and the other characteristics are listed as follows.
Dynamic Delay Option: < 1 ns scenario resolution Dynamic Doppler Option: < 1E-4 Hz scenario resolution White Noise Option: <0.5dB scenario resolution Fading Options:
Ricean, Rayleigh, Rain
Hard Architecture of the Proposed Simulator
The hardware architecture of this simulator is described as Fig.1 . Physical pictures of IF board, baseband board and PC are shown as Fig.2 , and all these PCB boards are put into PC box. In this project, FPGA type selection mainly considers the number of multipliers of digital filters, and this simulator needs about 3624 multipliers, then we have to select two pieces of FPGA: XinlinxVirtex-7 XC7VX690T and Virtex-6 SX475T to satisfy this demand, and DSP is selected as fixed-point processor TMS320C6455. A/D is selected as ADC12 D1600 with sampling rate 1.6GSPS, D/A is selected as AD9739 with sampling rate 2.5GSPS. In this design, FPGA communicates with PC through DSP, all simulation parameters are passed to FPGA through external memory interface (EMIF) after DSP completes channel parametric solver, and control instructions are passed to FPGA via DSP general purpose input output (GPIO) interface at the same time. DSP also receives FPGA simulation state information through EMIF and passes the state information to industrial PC. , then the design method of non-linear phase response filter is based on the least squares method [3] . After adopting simulation of a typical group delay curve, the obtained error of group delay simulation is shown in Fig.3 , and root mean square error of delay group simulation is about 0.75ns.
Phase Noise Simulation
Measurement data has demonstrated that the most widely used model for phase noise is the power law noise model [4] [5] . After filtering Gaussian noise by adopting multi-level Infinite-impulse response (IIR) filter in parallel, we can get power law distributed noise. If we modulate this power law noise into a signal, then phase noise simulation is completed. The detailed step to generate power law noise is described as follows. (1) Generating white Gaussian noise (2) Design appropriate a set of shaping filter banks. Generating a group of power law noise after passing white Gaussian noise through these filter banks. Phase noise generation model is shown in Fig.4, 1 2 ,
frequency response of shaping filter banks which can be described as a set of first-order IIR filter banks. The relationship between these filter banks are shown in Fig.5 , and the detailed design procedure of IIR is introduced in [2] [5].
Power law
White noise Next we will investigate influence of filter coefficients quantization for this IIR filter design and the simulation conditions are set as follows. Quantized bits of white noise is 12, quantized bits of filters coefficients are 24 and 30, respectively. quantized bits of the correct factors for the composite response filter banks is 13, quantized bits of carrier signal is 12, central frequency of signal is 1MHz, sampling clock is 10MHz, and quantization rounding mode is rounding. Simulation accuracy of quantized bits of filters coefficients with 24 and 30 are shown in Table I and Table II , respectively. From these tables, we can observe that there is not a small deviation between the desired value and the simulated value for phase noise of the 10Hz decade region, the simulated error is about 2.6 to 5.9dB. The main reason causing the error is that filter coefficients have been corrected to ensure the accuracy of the subsequent decade process. This is perhaps the reason why Aeroflex specification has said that phase noise simulation accuracy is determined by actual test result. After tradeoff between performance and hardware cost, we select quantized bits of filters coefficients as 24 in this design. 
Test Results

1) Test Result of Phase Noise Simulation
Test result of phase noise simulator is seen in Table III , and measurement result of the third group of phase noise simulation using spectrum analyzer is shown in Fig.6 . Test result has verified that range of phase noise simulator is from -25dBc/Hz to -120.3dBc/Hz. Moreover, it can offer a variety of typical phase noise simulation characteristics for the user.
2) Test Result of Group Delay Simulation
Measurement result of group delay simulator using network analyzer is shown in Fig.7 . Test result shows that the dynamic range of group delay simulator is about 34ns and the simulated accuracy is about 0.8ns.
3) Test Result of Amplitude-Frequency Response Simulation
Measurement result of amplitude-frequency response simulator is shown in Fig.8 . The test result shows that the dynamic range of amplitude-frequency response simulator is about 5dB and the simulated accuracy is about 0.4dB. 
Conclusions
Channel simulators can be used in every stage of verification test and system design, this paper has introduce the design of hardware architecture and the key module simulation of a new channel simulator. Test results show that this simulator has ability to simulate high dynamic channel characteristics of communication satellites.
